⋮  

AMD EPYC Turin Zen 5 CPUs Rumored To Feature Up To 256 Cores & 192 Core Configurations, Max 600W Configurable TDPs

Submit

Details regarding AMD's next-generation EPYC Turin CPUs based on the Zen 5 architecture have been revealed by ExecutableFix & Greymon55. The details talk about the next-gen EPYC TDPs & core counts that we can expect from the first server chips powered by the new Zen architecture.

AMD EPYC Turin Server CPUs Based on Zen Architecture Rumored To Feature Up To 256 Cores & 600W TDPs

The AMD 5th Gen EPYC family, codenamed Turin, will be replacing the Genoa lineup but will be compatible with the SP5 platform. The Turin line of chips could utilize package designs unlike we have ever seen before. The Turin CPUs will be an evolution of the stacked 3D Chiplet designs that we are going to see on EPYC Milan-X CPUs later this year. Considering that Turin will be launching years later, it can be theorized that these EPYC chips will have multiple CCD & Cache stacks on top of the base die.

Gigabyte Raises Prices of Its AMD Radeon RX 6000 Series Graphics Cards By Up To 6%, Gaming GPUs Get More Expensive Before Start of New Year

AMD Genoa CPUs are stated to feature up to 96 cores & Bergamo which is the evolution to Genoa on the same Zen 4 architecture will bring even higher core counts of 128 cores. With Turin, it has been rumored that we could very likely see PCIe Gen 6.0 interface and up to 256 cores on a single chip or even higher if AMD is going for stacked X3D chiplets.

It is stated that the EPYC Turin CPUs will come in two configurations, a 192 core, and 384 thread variant & a 256 core, and 512 thread variant. It will be interesting to see how AMD configures 2x the cores over Bergamo and Genoa on the same SP5 socket. There are two ways AMD could be able to achieve this. The first is to offer twice the number of cores per CCD. Currently, AMD Zen 3 and Zen 4 CCDs feature 8 cores per CCD. With 16 cores per CCD, you can definitely go up to 192 & 256 cores in 12 CCD and 16 CCD configurations.

In a previous rumor, MLID had revealed a brand new package layout featuring up to 16 CCDs on the SP5 socket. The second option for AMD which happens to be less likely but also possible would be to stack CCD on top of CCD. AMD could do it for both the 192 and 256 core parts. This will mean that each CCD will retain 8 cores but having two CCDs stacked on top of each other will give 16 cores per CCD-Stack.

AMD Radeon RX 6500 XT Launches In January & RX 6400 In March Next Year, Will Feature Entry-Level RDNA 2 ‘Navi 24’ GPU With 4 GB GDDR6 Memory

As for TDPs, well having double the cores even on a brand new process node (TSMC 3nm) will be pretty hefty for the power budget. It is reported that EPYC Turin will have a max configurable TDP of up to 600W. The upcoming EPYC Genoa CPUs with 96 cores are going to feature cTDPs of up to 400W which while the SP5 socket has a peak power draw of up to 700W. This is very close to that figure.

The AMD EPYC Genoa and SP5 platform leak from Gigabyte already confirmed various info on the next-gen platforms. The LGA 6096 socket will feature 6096 pins arranged in the LGA (Land Grid Array) format. This will be by far the biggest socket that AMD has ever designed with 2002 more pins than the existing LGA 4094 socket. We have already listed the size and dimensions of this socket above so let's talk of its power ratings. It looks like the peak power of the LGA 6096 SP5 socket will be rated at up to 700W which will only last for 1ms, the peak power at 10ms is rated at 440W while the peak power with PCC is rated at 600W. If the cTDP is exceeded, then the EPYC chips featured on the SP5 socket will return to these limits within 30ms.

In addition to this, a  leaked AMD slide also confirms future EPYC SOCs to feature higher DDR5 pin speeds of up to 6000-6400 Mbps. This could probably be referring to Turin or Bergamo as they are the ones that succeed Genoa. The EPYC Turin lineup is expected to launch around 2024-2025 & will be pitted against Intel's future Diamond Rapids Xeon platform.

AMD EPYC CPU Families:

Family NameAMD EPYC NaplesAMD EPYC RomeAMD EPYC MilanAMD EPYC Milan-XAMD EPYC GenoaAMD EPYC BergamoAMD EPYC Turin
Family BrandingEPYC 7001EPYC 7002EPYC 7003EPYC 7003X?EPYC 7004?EPYC 7005?EPYC 7006?
Family Launch201720192021202220222023-2024?2024-2025?
CPU ArchitectureZen 1Zen 2Zen 3Zen 3Zen 4Zen 4Zen 5
Process Node14nm GloFo7nm TSMC7nm TSMC7nm TSMC5nm TSMC5nm TSMC3nm TSMC?
Platform NameSP3SP3SP3SP3SP5SP5SP5
SocketLGA 4094LGA 4094LGA 4094LGA 4094LGA 6096LGA 6096LGA 6096
Max Core Count3264646496128256
Max Thread Count64128128128192256512
Max L3 Cache64 MB256 MB256 MB768 MB?384 MB?TBDTBD
Chiplet Design4 CCD's (2 CCX's per CCD)8 CCD's (2 CCX's per CCD) + 1 IOD8 CCD's (1 CCX per CCD) + 1 IOD8 CCD's with 3D V-Cache (1 CCX per CCD) + 1 IOD12 CCD's (1 CCX per CCD) + 1 IOD12 CCD's (1 CCX per CCD) + 1 IODTBD
Memory SupportDDR4-2666DDR4-3200DDR4-3200DDR4-3200DDR5-5200DDR5-5600?DDR5-6000?
Memory Channels8 Channel8 Channel8 Channel8 Channel12 Channel12 ChannelTBD
PCIe Gen Support64 Gen 3128 Gen 4128 Gen 4128 Gen 4128 Gen 5TBDTBD
TDP Range200W280W280W280W320W (cTDP 400W)320W (cTDP 400W)480W (cTDP 600W)
Submit