US Defense Contractor Raytheon Collaborates With AMD to Facilitate Multi-Chip Package Development

Muhammad Zuhair
US Defense Contractor Raytheon Collaborates With AMD to Facilitate Multi-Chip Package Development 1
An AMD graphic of a chip.

Raytheon, a principal U.S. defense contractor, has secured a "multi-chip" package contract, collaborating with AMD to enhance real-time data processing for military operations.

AMD Steps Into The Military Business Through Raytheon, Collaborating On Developing Advanced Microelectronics

[Press Release]: Raytheon, an RTX (NYSE: RTX) business, has been awarded a $20 million contract through the Strategic and Spectrum Missions Advanced Resilient Trusted Systems consortium to develop a next-generation multi-chip package for use in ground, maritime, and airborne sensors.

Related Story AMD Reportedly Says No To FSR 4 For RDNA 3.5, Stripping Ryzen AI 300/400 APUs Of Latest Upscaling Technology

Under the contract, Raytheon will package state-of-the-art commercial devices from industry partners like AMD to create a compact microelectronics package that will convert radio frequency energy to digital information with more bandwidth and higher data rates. The integration will result in new system capabilities designed with higher performance, lower power consumption, and reduced weight.

By teaming with commercial industry, we can incorporate cutting-edge technology into Department of Defense applications on a much faster timescale. Together, we will deliver the first multi-chip package that features the latest in interconnect ability – which will provide new system capabilities to our warfighters.

- Colin Whelan, president of Advanced Technology at Raytheon

This multi-chip package will be created with the latest in industry-standard die-level interconnect ability, enabling individual chiplets to reach their peak performance and achieve new system capabilities in a cost-effective and high-performance way. It's designed for compatibility with Raytheon's scalable sensor processing requirements.

Chiplets from commercial partners will be integrated onto a Raytheon-designed and fabricated interposer by our 3D Universal Packaging (3DUP™) domestic silicon manufacturing process in Lompoc, California. This award will be managed by the National Security Technology Accelerator and administered by the Naval Surface Warfare Center Crane Division in Indiana.

News Source: Raytheon

Muhammad Zuhair Photo

About the author: Muhammad Zuhair is a hardware and technology reporter for Wccftech, specializing in the semiconductor industry and the complex interplay between technology, manufacturing, and geopolitics. His coverage focuses on the corporate strategies and technological roadmaps of industry giants like TSMC, NVIDIA, Samsung, and Intel. Zuhair's expertise lies in deconstructing complex topics such as fabrication nodes (e.g., 2nm process), the economic impact of policies like the CHIPS Act, and the strategic development of AI infrastructure from NVIDIA, AMD and Intel.

Follow Wccftech on Google to get more of our news coverage in your feeds.

Button