AMD EPYC Genoa Zen 4 CPUs Rumored To Feature AVX3-512 & BFLOAT16 Instruction Sets, Firing Back at Intel Xeons
After the huge dump of information that we got for AMD's next-generation EPYC Genoa Zen 4 CPU lineup yesterday, another rumor has popped up which states that AMD is going to feature two new technologies on Genoa that could pretty much destroy whatever hope Intel had left for its Sapphire Rapids & even next-generation Xeon lineups.
AMD EPYC Genoa CPUs Featuring Zen 4 Cores Rumored To Be Equipped With AVX3-512 & BFLOAT16 Instructions
According to an alleged slide posted on Chiphell Forums (via HXL), it is reported that AMD's Zen 4 core architecture for EPYC Genoa CPUs would allow for more than 64 cores per socket, 2 threads per core, and in up to 2 socket configurations. This is pretty much a reiteration of what was leaked out yesterday.
But what's next is quite interesting. It is stated that AMD's Zen 4 core architecture will feature 57-bit virtual and 52-bit physical addressing. The Zen 4 core architecture will also feature two new ISA's & those include AVX3-512, BFLOAT16, and a few other extensions that have not been stated. If AMD is definitely incorporating AVX 512 instructions on its next-generation lineup, which seems to be the case since ExecutableFix also validates this claim, AMD might get a significant advantage over Intel's Sapphire Rapids lineup.
The BFLOAT16 instruction set was also first featured on the Cooper Lake Xeon lineup from Intel and AMD is all set to introduce it for the EPYC platform too. Having AVX 512 and BFLOAT16 could take away all the advantages that Intel had. In mainstream HPC and datacenter benchmarks, AMD was cruising way ahead of Intel with the only saving grace for Intel being the few AVX-512 and AI accelerated workloads. AMD has the same level of ISA as Intel could just crush the Xeon lineup for ages to come. With that said, AVX-512 hardware does require a lot more power to run and that's one reason why we saw a huge increase in TDP for the upcoming lineup with TDPs of up to 400W being rumored.
Now, AMD is also giving it's EPYC Genoa lineup more cores and a brand new platform. The slide claims that there have been design and manufacturing improvements to performance & efficiency so we might be looking at some huge performance numbers for Genoa.
The main competitor of AMD's EPYC Genoa lineup would be Intel's Sapphire Rapids Xeon family which is expected to launch in 2022 too with PCIe Gen 5 and DDR5 memory support. The lineup was recently rumored to not get a volume ramp until 2023 which you can read more about over here. Overall, AMD's Genoa lineup seems to be in great form after this leak and could be a major disruption for the server segment if AMD plays its cards right till Genoa's launch.
AMD EPYC CPU Families:
|Family Name||AMD EPYC Naples||AMD EPYC Rome||AMD EPYC Milan||AMD EPYC Milan-X||AMD EPYC Genoa|
|Family Branding||EPYC 7001||EPYC 7002||EPYC 7003||EPYC 7003X?||EPYC 7004?|
|CPU Architecture||Zen 1||Zen 2||Zen 3||Zen 3||Zen 4|
|Process Node||14nm GloFo||7nm TSMC||7nm TSMC||7nm TSMC||5nm TSMC|
|Socket||LGA 4094||LGA 4094||LGA 4094||LGA 4094||LGA 6096|
|Max Core Count||32||64||64||64||96|
|Max Thread Count||64||128||128||128||192|
|Max L3 Cache||64 MB||256 MB||256 MB||768 MB?||384 MB?|
|Chiplet Design||4 CCD's (2 CCX's per CCD)||8 CCD's (2 CCX's per CCD) + 1 IOD||8 CCD's (1 CCX per CCD) + 1 IOD||8 CCD's with 3D V-Cache (1 CCX per CCD) + 1 IOD||12 CCD's (1 CCX per CCD) + 1 IOD|
|Memory Channels||8 Channel||8 Channel||8 Channel||8 Channel||12 Channel|
|PCIe Gen Support||64 Gen 3||128 Gen 4||128 Gen 4||128 Gen 4||128 Gen 5|
|TDP Range||200W||280W||280W||280W||320W (cTDP 400W)|
Stay in the loop
GET A DAILY DIGEST OF LATEST TECHNOLOGY NEWS
Straight to your inbox
Subscribe to our newsletter