Intel Xeon Phi Co-Processor Architecture Details Revealed

Author Photo
Aug 31, 2012

Intel’s leading architect of Intel Xeon Phi co-processor, George Chrysos detailed the architecture design of the upcoming HPC unit at the Hot Chips event. You can found details below:

Related Intel Xeon Scalable Processor Family Detailed, Takes on AMD Naples Server Chips – Xeon Platinum With 28 Cores, 56 Threads and 8S+ Configuration

Designed for highly-parallel applications, Intel Xeon Phi co-processor based on Intel Mani Integrated Core architecture will deliver the combination of industry leading performance per watt with the ability to re-use the existing code and applications without necessity of re-writing them. Equipped with more than 50 cores and built using Intel’s latest 22nm 3D Tri-gate transistor technology, new co-processors will be in production this year with first supercomputers from top500 list already taking advantage of this technology.

The HotChips presentation slides can be viewed below:

Related Intel’s Lake Crest Chip Aims At The DNN/AI Sector – 32 GB HBM2, 1 TB/s Bandwidth, 8 Tb/s Access Speeds, More Raw Power Than Modern GPUs