AMD Vega Architecture Detailed – High Bandwidth Cache, NCU & Next Generation Geometry Engine With 2X Throughput

Author Photo
Jan 5, 2017
237Shares
Submit

AMD has finally taken the covers off its brand new Vega architecture set to power its next generation family of high-end Radeon graphics cards. Vega, named after the brightest star neighboring the sun, is AMD’s latest 14nm graphics architecture and represents the most significant step forward for the company in half a decade.

The company originally introduced the GCN architecture, Graphics Core Next, in 2011 with the HD 7000 family of graphics cards. Since then, GCN has gone into desktop and mobile graphics cards, professional solutions and every gaming console from Sony and Microsoft. This has earned it the default go-to architecture status among game developers world-wide.

Related AMD CEO : Gaming RX Vega Launching “Very Soon” After Frontier Edition – Out By July At The Latest

Since the introduction of the original GCN architecture in 2011, AMD has followed an almost yearly cadence of tweaking it and enhancing it, one iteration at a time. The latest GCN iteration with Vega is by far the biggest yet.

WccftechHD 7000 SeriesR9 290 SeriesR9 Fury SeriesRX 400 SeriesTBA
Flagship GPUTahitiHawaiiFijiPolaris 10Vega #TBA
GCN IteraionGCN 1GCN 2GCN 3GCN 4GCN NCU
Launch20112013201520162017

AMD Vega 10 GPU Die/Chip + HBM2

AMD’s Vega Architecture – Supercharging Graphics & Compute

While Vega maintains and builds on the same GCN heritage, the basic building block of the architecture — the compute unit– is brand new. This sets it apart from any other previous iteration of the graphics core next architecture. All of which featured the same basic, all be it tweaked, Compute Unit design. So what else exactly is new inside Vega?

Almost all parts of the graphics engine inside Vega are new. In addition to the next generation compute engine it also features a new pixel engine and a new geometry engine. The cache and render-back-end sub-systems are also completely revamped.

Related AMD Vega Announcement Due Today, Teased By Raja Koduri & Chris Hook – New Frontier

Vega’s New Memory Architecture And Cache Sub-System

Let’s first talk about Vega’s memory technology. The architecture supports the latest second generation High Bandwidth Memory standard. HBM2 delivers double the bandwidth per pin, thanks to a significantly higher operating frequency compared to HBM1. Each stack can also feature up to eight times the capacity compared to HBM1.

Vega’s memory and cache design is very unique. The architecture now features a single “High Bandwidth Cache Controller” that directly manages data going in and out of the level 2 cache and High Bandwidth Memory. This includes three hierarchies.

1 – The L2 cache itself

2 – The on-board second generation High Bandwidth Memory pool. Which now takes on a role very similar to an L3 cache. This is where you’d find HBM and GDDR5 memory in a typical graphics chip, managed by its own separate controller. Bringing this storage pool under the same umbrella as the L2 cache reduces latency, improves power efficiency and facilitates a more fluid movement of large data in and out of the graphics engine. In fact, AMD doesn’t even like to refer to this pool as “memory” anymore and instead calls it a “High Bandwidth Cache”.

3- Here we have network storage, system DRAM and NV RAM. Basically all memory not in close proximity to the GPU. This enables the memory architecture to support up to a 512TB virtual address space.

Finally, in Vega the render back-ends also known as Render Output Units or ROPs for short are now clients of the L2 cache rather than the memory pool. This implementation is especially advantageous in boosting performance of games that use deferred shading.

Vega’s Next Generation Compute Unit “NCU” And Geometry Engine

Vega NCUs have been designed to execute more instructions per cycle and operate at higher clock speeds. Which means that any given NCU can finish more work in a single cycle than before AND go through more cycles in one second.

The new design is also now capable of executing half precision compute work at double the rate of single precision compute and quarter precision compute work at four times the speed of single precision. All of these factors combined make it considerably faster and more power efficient than ever before.

Vega also features a new programmable geometry engine that delivers twice the performance per clock. In combination with the engine’s new primitive shaders capability Vega is now significantly faster at tessellation and rendering of complex geometry and geometry rich scenes.

The end result is more compute, shader and geometry IPC, higher clock speeds in addition to faster and more robust cache and memory sub-systems. Vega then is the fastest, smartest and most power efficient iteration of GCN we’ve seen yet.

 

Submit